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As semiconductor device scaling is reaching the 45 nm node, the need for novel 
device concept, architecture and new materials has never been so pressing as today. Flash 
memories, the driving force of semiconductor memory market in recent years, also face 
the same or maybe more severe challenges to meet the demands for high-density, low-
cost, low-power, high-speed, better endurance and longer retention time. As traditional 
continuous floating gate flash struggles to balance the trade-off between high speed and 
retention requirement, nanocrystal (NC) floating gate flash has attracted more and more 
interest recently due to its advantages over traditional flash memories in many areas such 
as better device scaling, lower power consumption and improved charge retention. 
However, there are still two major challenges remaining for embedded NC synthesis:  
the deposition method and the size and distribution control. Nowadays using bio-nano 
 vii
techniques such as DNA, virus or protein for NC synthesis and assembly has become a 
hot topic and feasible for actual electronic device fabrication.  
In this dissertation a new method for NC deposition wherein a colloidal 
suspension of commercially-available NCs was organized using a self-assembled 
chaperonin array.  The chaperonin array was applied as a scaffold to mediate NCs into 
an assembly with uniform spatial distribution on Si wafers. By using this method, we 
demonstrated that colloidal PbSe and Co NCs in suspension can self-assemble into 
ordered arrays with a high density of up to 1012cm-2. MOSCAP and MOSFET memory 
devices were successfully fabricated with the chaperonin protein mediated NCs, showing 
promising memory functions such as a large charge storage capacity, long retention time 
and good endurance. The charge storage capacity with respect to material work function, 
NC size and density was explored. In addition to NC engineering, the tunnel barrier was 
engineered by replacing traditional SiO2 by high-k material HfO2, giving a higher 
write/erase speed with a reduced effective oxide thickness (EOT). Suggestions for future 
research in this direction are presented in the last part of this work. 
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Chapter 1   
Introduction 
 
1.1 BACKGROUND 
Modern computing, communication and information technology are transforming 
every aspect of our society and creating new possibilities at a stunning rate. This digital 
transformation is underway in enterprise, home, government, education, health care, 
established markets and emerging markets. Nowadays semiconductor technology is 
becoming more diverse to address the needs of the environment by integrating many 
functions such as micro electrical mechanical system (MEMS) and system on a chip, 
electrical/optical conversion for communications, convergence of microelectronics and 
the bio-sciences and integration of sensors, computation, actuators, etc. The 
semiconductor market, even with some valleys and peaks, has been generally growing for 
decades, and this increase is expected to continue in the coming years. 
The evolution of semiconductor memories has accompanied the metal-oxide-
semiconductor (MOS) technology since the early days of modern integrated circuit (IC) 
industry. A memory that can provide high density, random accessibility, short read/write 
time, low power consumption, excellent reliability and low cost while retaining data 
without external power is no doubt the ultimate dream for all IC designers, though the 
realization of such memory is still far away. However, as one of the best alternatives, 
non-volatile memories have achieved many characteristics of the “ideal” memory and 
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become one of the most significant driving forces of semiconductor market since it was 
first proposed in 1967 [1.1]. 
Non-volatile memories are memory devices that can retain the stored data while 
the power supply is turned off. Flash memories refer to a kind of non-volatile memory 
where electrical programming can be done on a single cell, and erasing for multiple cells 
at the same time. They are now broadly used because of their excellent combination of 
non-volatility, in-system rewritability and high density. The applications of flash 
memories mostly fall into two categories. One is to integrate the nonvolatile memories 
into logic systems such as microprocessors where they can store the information that does 
not need regular refreshing. This kind of information may include system software 
updates, identification and control information, etc. As a real life example, Microsoft’s 
new operating system Vista adopts the technology to scavenge memory from flash sticks 
to boost performance. The other application is widely found in all kinds of portable 
electronic equipments such as digital cameras, cell phones and MP3 players as data 
storage elements.  
Flash memory is currently dominating the non-volatile memory technology and 
this situation is likely to continue in this decade. In 2005 worldwide semiconductor sales 
were $235 billion dollars with the flash memory market accounting for $18.6 billion 
dollars. Fig 1.1 shows Intel’s report of the NAND flash market segmentation in 2005 and 
90 percent of the non-volatile memory market was contributed by flash memory. In 2006 
the flash memory market reached a size of more than $20 billion dollars, which 
accounted for more than eight percent of the overall semiconductor market and more than 
34 percent of the total semiconductor memory market. It was projected that in 2010 the  
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Fig 1.1  NAND flash market segmentation (from Intel) in 2005. 
 
share of non-volatile memory would be increased to 45% of the whole memory market 
(Fig 1.2) [1.2]. 
With Moore’s law still the engine for continued growth, the semiconductor 
industry expects a new technology generation every two years, as well as transistor count 
per die increase two times every eighteen months. As predicted by International 
Technology Roadmap for Semiconductor (ITRS), the major stream of fabrication will 
reach the 45 nm node by 2010, which is actually adopted at least partially by major 
manufacturers such as Intel and Freescale from 2006. The continuous scaling for sub-45 
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nm is still an open issue in the technology view. In one way, with the traditional IC logic 
technology we can no double extend the current trend down to the 10 nm by the 
application of advanced lithography techniques, exploitation of transport-enhanced 
materials and high-K materials, and novel design of device structure. In the other way, 
the possibility of applying nanotechnology in future fabrication or even replacing the 
current IC logic technique is highly interested and in urgent demand. Integration of 
nanotubes and nanowires onto silicon has become the focus of recent research and is 
expected to be part of the solution by end of this decade (Fig. 1.3). 
 
 
 
Fig 1.2 Worldwide non-volatile and total memory market: 2002-2010 [1.2]. 
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Fig. 1.3 Transistor scaling for performance, density and lower power dissipation 
(Source: Intel).  
 
1.2 MOTIVATION 
Non-volatile memories can be mainly divided into five classes: floating gate 
device, charge trapping device, Ferroelectric Random Access Memory (FeRAM), 
Magnetic Random Access Memory (MRAM) and Phase Change Memory (PCM). Fig 1.4 
shows the basic structure of a floating gate device. Compared with standard MOSFET 
device, it introduces a conducting or semiconducting charge storage layer as the floating 
gate which is embedded in between gate dielectrics. By injecting charges into or 
sweeping charges from the floating gate, the threshold voltage of the transistor can be 
modified thus we can defined “0” and “1” states with respect to the charging status (Fig 
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1.5). Normally the erased state (without charge) indicates “1” and programmed state 
(with charge) indicates “0”. From the basic theory of the MOSFET, the threshold voltage 
change caused by the charge storage is given by [1.3]:  
 
ctrl
ox
th t
QV ε−=Δ          (1.1) 
where  is the total charge stored in the floating gate,  is the control oxide 
thickness, 
Q ctrlt
oxε is the dielectric permittivity. 
  
  
DrainSource 
Gate
Control Oxide
Floating  
Gate 
Tunnel Oxide
 
 
 
Fig 1.4 Schematic structure of a floating gate memory device, where the charges are 
stored in the gate insulator of a MOSFET. 
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Fig 1.5  Operating principle of the floating gate memory device [1.4]. 
 
In stead of using a completely electrically isolated floating gate as the charge 
storage layer, the charge trapping device stores charges in discrete trapping centers of a 
dielectric layer such as Si3N4, Al2O3 or Ta2O5. The basic operating principle of this kind 
of device is similar to that of the floating gate device. Up till now the most widely used 
charge trapping devices include the metal-nitride-oxide-semiconductor (MNOS) [1.5, 
1.6] and silicon-oxide-nitride-oxide-semiconductor (SONOS) devices [1.7-1.10].  
Ferroelectric memories use the polarization level of the ferroelectric materials 
caused by the external electric field to indicate different memory states. Ferroelectric 
materials are made up of small crystals that produce charge dipoles. When an external 
electric field is applied, they tend to be polarized and in parallel to the field and the 
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polarization level of the device will saturate with field increasing. A reversed electric 
field will cause a different polarization thus two memory states can be achieved. 
Similarly, magnetic memories are based on the change of electrical resistance with 
respect to magnetic fields 
 
 
 
 
 
 
 
 
 
Fig 1.6 Schematic cross section of phase change memory device structure [1.11]. 
. 
Phase change memory is a novel non-volatile memory device based on reversible 
phase transitions of a thin chalcogenide material (Ge2Sb2Te5-GST) film (Fig 1.6) [1.11-
1.13]. The resistance of the cell can be changed depending on the status of GST in the 
active area, i.e., crystalline or amorphous, thus the data stored/erased states are defined. 
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With the development of modern electronic technology and semiconductor 
industry, the flash memory developers have to confront the challenges of providing 
device with higher density, faster write/erase/read speed, lower voltage and power 
consumption, improved charge retention time and longer life time while keeping pace 
with main stream semiconductor technology node. However, scaling down flash memory 
faces more difficulties. For instance, to guarantee the industry standard of 10 years of 
charge retention, the tunnel oxide can not be reduced unlimitedly so as to prevent the 
direct tunneling current through thin tunnel oxide layer back to the substrate. In addition, 
stress-induced leakage and trap-assisted electron tunneling have to be considered, thus 
the current minimum tunnel oxide thickness is as thick as 8nm. On the other hand, with 
this tunnel oxide thickness almost set, a certain level of programming voltage has to be 
used to generate enough injection current to the gate within a short time. This trade-off 
between device retention/reliability and speed sets tight constrains for dimension of 
memory cells, as well as device isolation, dielectric quality and process technology. 
 Table 1-1 and 1-2 illustrates short term and long term requirement for non-
volatile memories from ITRS.  Simple device scaling by advanced lithography 
technique can not alone fulfill the goal of better performance and enhanced integration 
with IC logic.  
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Table 1-1 Non-volatile memory technology requirements - Near term predicted by 
ITRS 2007. 
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Table 1-2  Non-volatile memory technology requirements - Long term predicted by 
ITRS 2007. 
 
1.3 INTRODUCTION OF NANOCRYSTAL FLOATING GATE MEMORY 
The introduction of nanocrystal (NC) floating gate memory actually dates back to 
1970. After they reported the first floating gate structured non-volatile memory in 1967 
[1.1], Kahng and Sze recognized that in a thin-oxide (<5 nm) floating gate device, the 
stored charge could be lost rapidly through any pinhole to the silicon substrate. However, 
 11
if replacing the continuous metal layer by small metal islands isolated electrically, such 
loss can be reduced effectively. Following this idea, Laibowitz and Stiles first reported 
such a device in 1971 [1.14], where small platinum particles were sandwiched in between 
a silicon oxide layer and an aluminum oxide layer, although the retention characteristics 
of this device were still poor due to the dielectric quality and particle separation. It was 
not until 1996 that silicon NC floating gate device was successfully fabricated and more 
and more research interest has been attracted into this field since then [1.15]. 
In a NC non-volatile memory device, instead of on a continuous floating gate 
layer, the charges are stored on a layer of discrete, mutually isolated quantum dots or 
NCs, as shown in Figure 1.7. The operation principle for a NC based floating gate 
memory device is similar to that of discussed previous but with different floating gate 
size and amount of stored electrons. The energy band diagram of basic operation in a NC 
flash memory device is showed in figure 1.7. One electron in a floating gate (or storage 
node) represents “0”, and no electron “1”. Electron is injected from the inversion layer 
when the control gate is positively biased with or without the drain biased as well.  The 
resulting stored charges screen the gate charge and reduce the conduction in the inversion 
layer, or it effectively shifts the threshold voltage of the device to the positive direction. 
The magnitude of threshold voltage shift for a single electron per NC is approximately 
given by [1.15] 
 
⎟⎟⎠
⎞
⎜⎜⎝
⎛ +−=Δ nc
s
ox
cntl
ox
nc
t tt
xqnV ε
ε
ε 2
1       (1.2) 
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Here  is the thickness of the control oxide,  is the linear dimension of the 
NC, 
cntlt nct
ε ’s are the permittivities,  is the magnitude of electronic charge, q x  is the 
approximate number of electrons stored per NC and  is the density of NCs. For 
example, if the NCs deposited have a 5 nm diameter with 5 nm apart, i.e., a NC density 
of 10
ncn
12 cm-2 and the control oxide thickness is 7 nm, then the threshold voltage shift is 
0.36V.   
 
 
Figure 1.7   A schematic cross-section (a) and band diagram during injection (b), 
storage (C), and removal (d) of an electron from a NC memory cell [1.16]. 
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To remove the charges stored in NCs, the energy at the channel surface has to be 
lowered with respect to that of the floating gate, which can be achieved by applying a 
negative voltage to the control gate with source and drain grounded or floating. If such an 
erase pulse is not applied, the leakage of the charges occurring laterally by conduction 
between the NC is confined by the tunneling probability between NC islands. Another 
charge leakage to the silicon surface is constrained by the quiescent bias state of the 
device that causes the surface in depletion. Tunneling is difficult to occur with such band 
alignment and diffusion becomes dominant mechanism for charge movement with the 
bulk silicon. Figure 1.8 is a demonstration of the bistability of the NC floating gate 
structure [1.16]. 
Compared with conventional continuous floating gate memory devices, NC 
memory devices offer several advantages. First, it is possible to use thinner tunnel oxide 
thickness without sacrificing non-volatility for lowering operating voltages and 
increasing speed. Secondly, using NCs acting as a floating gate embedded between the 
control and tunnel oxide can significantly improve the non-volatile charge retention time 
due to quantum confinement and reduction of charge leakage from weak spots in the 
tunnel oxide [1.14]. In other words, we can expect less degradation of device 
performance. On the other hand, since the tunnel oxide thickness of NC floating gate 
device can be reduced while maintaining the same retention requirements, the operating 
voltage can be lowered. It also offers simpler fabrication process. It need approximately 
10 more mask steps to embed standard flash cell into CMOS production line, while NC 
flash only requires 4 to 6 additional mask steps. 
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Figure 1.8  A demonstration of the bistability in the NC floating gate memory structure 
as a result of injection of electrons into the NC measured with 20 ns gate 
voltage pulse [1.16]. 
 
1.4 CHALLENGES FOR NANOCRYSTAL FLOATING GATE MEMORY 
With all these advantages of NC floating gate devices, two major challenges for 
embedded NC synthesis still remain:  (1) the deposition method and (2) the size and 
distribution control [1.17].  Until now, reported deposition methods have included 
precipitation of NCs from ion implanted and Si-rich oxide layers [1.18], aerosol [1.19] 
and chemical/physical vapor deposition (CVD/PVD) [1.20-1.23]. With these methods, 
only limited types of NCs are available, as well as limited control over NC size and 
distribution that impacts the device performance, scalability and manufacturability. To 
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achieve uniformly distributed NC assembly, a straight forward way is to use 
nanopatterning such as electron beam lithography. Methods of defining NCs with di-, tri-, 
and other copolymers have also been reported and the NCs obtained posses very good 
size and spatial distribution [1.24-1.27].  However, due to the limitation of 
nanopatterning techniques and the property of copolymer, the NCs obtained are relatively 
large, usually of the order of tens of nanometers (Fig 1.9, Fig 1.10).  
 
 
 
 
 
Fig. 1.9 Schematic of trilayer-pattern-transfer method used to create Ni 
nanocrystals using PS-b-PMMA copolymer [1.27]. 
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Fig. 1.10 SEM images of (a) the polymer template, (b) transferred pattern within the 
PECVD oxide and (c) Ni nanocrystals.(d) Cross-sectional TEM image of 
final memory device.Di-block copolymer templated assembly [1.27]. 
 
Another technique uses aqueous gel-like lyotropic liquid crystal with extensive 
hydrogen bonding and nanoscale hydrophilic compartments for direct templating of 
nanoscale features. It is able to define the macroscopic growth of mesoporous 
semiconductor film containing a hexagonal array with pore size down to several 
nanometers. This technique can be used to template NCs [1.28-1.33].  At the same time, 
many researchers have been exploring techniques from biology by trying media such as 
DNA [1.33-1.36], virus [1.37-1.41], or protein [1.42-1.46], as a NC assembling tool.  As 
 17
more and more biological assembly techniques have been successfully demonstrated, it 
must be noted that more work is still needed to combine these efforts into actual device 
fabrication. For example, many of these experiments were not conducted on surfaces of 
dielectric materials such as SiO2 or HfO2 which are normally used as the tunnel dielectric 
in flash memory devices. Also not all of them are compatible with standard CMOS 
fabrication processes. We introduce here a new method for NC deposition wherein a 
colloidal suspension of commercially-available NCs was organized using a self-
assembled chaperonin array.  The chaperonin array was applied as a scaffold to template 
NCs into an assembly with controlled spatial distribution on Si wafers. 
 
1.5 OBJECTIVES 
This dissertation is mainly focused on the NC self-assembly for floating gate flash 
memory fabrication. By using a new “bio-nano” technique, NC flash devices can be 
fabricated with various types of NCs thus more types of materials can be investigated.  
Chapter 2 introduces chaperonin protein as a media for NC self-assembly. By 
using this self-assembled molecule, we can obtain well-ordered NC assembly in the range 
of micrometers. At the end of this chapter, we will discuss the possible contamination 
introduced by using the chaperonin molecules. 
In chapter 3, we introduce our process of floating gate flash memory fabricated 
with protein-mediated NC assembly. Devices fabricated with two kinds of NCs (PbSe 
and Co) will be presented with device characterization data including current-voltage 
characteristics, program and erase transients, endurance and detention characteristics. 
In addition to engineering the embedded NCs, we can also engineering the tunnel 
barrier to improve the device performance, normally by replacing the traditional SiO2 by 
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high-k materials such as HfO2, Al2O3 and ZrO2. Chapter 4 presents our effort of 
combining high-k dielectrics with the protein template technique with a discussion of 
device characteristics. 
Finally, chapter 5 is a summary of the work. Suggestions for future research in 
this direction are also presented. 
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Chapter 2   
Protein-Mediated Nanocrystal Assembly 
 
2.1 MOTIVATION 
One of the crucial factors of NC floating gate memory fabrication is to deposit 
proper NCs on dielectric materials. There are several requirements for the NCs. First the 
density of the NCs should be at around 1012 cm-2 [2.1]. Secondly there should be a good 
control of NC size, size distribution, inter-crystal interaction (lateral isolation) and crystal 
density. A simple fabrication process is also preferred such that it can be integrated into 
standard CMOS process.  
Recently bio-nano techniques for device fabrication have become attractive 
because traditional semiconductor process technology is being pushed toward its limit. 
Consequently, a lot of work has been done by exploring different biological materials 
such as DNA, virus, or protein as a tool for processing in nanometer scale. In this chapter 
we propose a new method for NC deposition wherein a colloidal suspension of 
commercially-available NCs was organized using a self-assembled chaperonin array. The 
chaperonin array was applied as a scaffold to template NCs into an assembly with 
uniform spatial distribution on Si wafers. 
 
2.2 SYNTHESIS AND SELF-ASSEMBLY OF COLLOIDAL NANOCRSYTALS 
Colloidal solutions of NCs are normally synthesized by a hot solution chemical 
method from a reaction mixture, with each NC consisting of an inorganic crystalline core 
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surrounded by an organic monolayer. Typically, reagents are added rapidly into a 
reaction vessel containing a hot, coordinating solvent. The high temperature decomposes 
the reagents, forming a supersaturation of species in solution and nucleated NCs. In 
another approach, the reagents are mixed in a vessel at a temperature lower then reaction 
limit. By carefully controlling the temperature ramp-up, the species concentration reaches 
the required supersaturation followed by the NC nucleation. In both cases, the size 
distribution of the NCs is primarily determined by the reaction conditions such as 
temperature, concentration and chemistry of the reagents and reaction time. In general, 
NC size can be increased by increasing reaction time, temperature, amount and the rate of 
reagents addition to the existing nuclei [2.2-2.4].  
While being deposited from solvents to a substrate surface, NCs with narrow size 
distributions can be self-assembled into 2-D NC superlattices which are held together by 
weak van der Waals and dipolar magnetic attractions. As the solvent evaporates, the NCs 
need enough time to reach equilibrium sites of the superlattice while keeping mildly 
attraction in between. This is achieved by selecting solvents with proper polarity and 
boiling point. The organic group capping the NC core, heating and nature of the substrate 
surface also play the roles in the superlattice forming [2.3]. Fig 2.1 is the schematic 
presentation of the described NC synthesis and assembly procedure [2.3] and Fig 2.2 is 
the TEM images of the Co NC assembly.  
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Fig 2.1 Schematic representation of the synthetic procedures to (a) synthesize NC 
samples by high-temperature solution-phase routes, (b) narrow the NC 
sample size distribution by size-selective precipitation, (c) deposit NC 
dispersions that self-assemble, and (d) form ordered NC assemblies 
(superlattices) [2.3]. 
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Fig 2.2  (a) High-resolution TEM image of 7-nm Co NCs revealing subtle lattice 
imaging of the NCs. (b) Lower-resolution TEM images of an ensemble of 
10-nm Co NCs [2.3]. 
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2.3 PROTEIN AS NC SYNTHESIS AND ASSEMBLY TOOL 
Proteins are molecules synthesized based on the information in DNA through 
transcription and translation, which makes them easy to be produced identically in a large 
amount. Therefore they become an excellent candidate as nanometer-size templates for 
making nanostructures. Certain kinds of proteins have an extra functionality called 
biomineralization to construct inorganic nanostructures such as nanoparticles and 
nanowires. Because protein molecules are naturally self-assembling which enable them 
an effective tool to form ordered nanostructres.  Two kinds of proteins have been 
reported recently for nanostructure fabrication and assembly: chaperonin and ferrintin. 
The chaperonin protein TF55β (heat shock protein) has a double-ring cage 
structure that can self-assemble into 2D crystalline lattice (Fig 2.3). By replacing a loop 
on the heat shock protein that occludes the central pore by a poly Histidine(His10), the 
core of the protein is modified such that its affinity for metal ions is highly enhanced. If 
the metal ions are charged in to the core of the protein, they will be spatially constrained 
inside. Therefore the protein provides a site selectively for chemical reduction of metal 
ions from salts, forming arrays of NCs which are defined by the protein lattice. This work 
was reported by R. Andrew McMillan et al who successfully demonstrated order Ni-Pd 
NC arrays achieved from this technique (Fig 2.4). Moreover, they demonstrated that the 
size of heat shock protein can be engineered biologically by modifying the number of 
protein subunits, which adds more flexibility of NC synthesis and ordering [2.5-2.7]. 
However, as discussed in Chapter 1, if we want to apply a assembly technique to 
fabricate real electron devices, e.g., NC floating gate flash memory, two important issues 
have to be consider: the effectiveness of assembly on dielectric surface and the 
compatibility to standard CMOS process. It must be pointed out that the most of the 
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assembly techniques with liquid phase were demonstrated on carbon surface. In this 
sense it is particularly important to remark the work done by Ichiro Yamashita et al [2.8-
2.13]. They demonstrated floating gate memory using artificially biomineralized 
transition-metal (Fe, Co, Ni) oxide cores accommodated in ferritins as charge storage 
nodes, where the ferritin protein served as both NC synthesizer and self-assembly 
template. 
  
 
 
Fig 2.3  Assembly of engineered chaperonin templates (A) Subunit structure and 
views of assembled chaperonin cage structure highlighting residues likely 
involved in soft metal binding. (B) Hexagonal packing of chaperonins into 
2D arrays [2.6]. 
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Fig 2.4  TEM imaging of Ni-Pd nanoarrays (A) Negatively-stained hexagonally 
packed 2D chaperonin crystal; (B) Low-mag HAADFSTEM image of 
templated Ni-Pd array on Quantifoil; (C) High-mag image of area in (B) 
reveals clusters of 2-4 nm NCs form in the template pores and assume a 
hexagonal arrangement [2.6].  
 
 
 
 
Fig 2.5  (a) Schematic of an apoferritin molecule with nickel ions. (b) TEM image of 
ferritin-formed nickel core in cavity. The core is approximately 7 nm in 
diameter and is dependent on the cavity size [2.10]. 
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(b) 
 
Fig 2.6  (a)Using ferritin as a NC synthesis and assembly tool to fabricate NC 
floating gate memory; (b) I-V characteristics of the memory device [2.12]. 
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Acting as an iron reservoir in liver, the ferritin is a cage-shaped supramolecular 
protein composed of 24 subunits with a 13 nm outer diameter and 7 nm inner diameter 
respectively. Transition metal ions (Fe, Co, Ni, etc) can enter the inner cavity through the 
ion channel and be biomineralized into NCs (Fig 2.5) [2.10]. Meanwhile, the structural 
ferritin works as a template to define the ordering of these NCs (Fig 2.6). After the 
ferritin is removed by ultraviolet or high temperature treatment, the NCs arrays are left on 
the surface. However, to apply this method to memory device fabrication, a surface 
pretrement is necessary to ensure the adsorption and assembly of ferritin on oxide 
surface. This is done by hydrophilizing the surface with UV irradiation under ozone 
atmosphere or precasting of 3-aminopropyl-triethoxysilane (APTES). Fig 2.6 (b) is the I-
V sweep characteristics of the memory fabricated with this method, showing that a 
promising device is feasible [2.12]. 
In our work, the NCs used are from commercial vendors and collaborating groups 
fabricated through the methods described in the second section of this chapter. The 
protein solely served as assembly tool. Molecular chaperones are a class of proteins that 
help and accelerate protein folding in the cell. Chaperonins are one major group of 
molecular chaperones that have a large multimeric structure consisting of two stacked 
rings surrounding a central cavity within which the protein substrate binds. Chaperonin 
60 (GroEL) is the best studied chaperonin protein, which has a cylindrical cavity with a 
diameter of 4.5 nm and a wall thickness of 4.6 nm (Fig 2.7) [2.14]. Chaperonins can be 
self-assembled into a crystalline lattice through non-covalent interactions between the 
proteins [2.5]. The interior surface of the chaperonin’s central cavity is hydrophobic, 
which allows NCs functionalized with hydrophobic molecules to be trapped site-
specifically inside the cavities through hydrophobic-hydrophobic interaction. In the 
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presence of Mg2+, K+ and ATP (adenosine triphosphate), the chaperonins will be 
subjected to conformational change that determines the cavity size (Fig 2.9) [2.15].  
 
 
 
 
 
4.5 nm
4.6 nm
14.6 nm
Side View
Top View
 
 
 
 
 
 
Fig 2.7 Schematic illustration of chaperonin GroEL. 
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Fig 2.8  Chaperonin trapping and releasing of CdS nanoparticle [2.15]. 
 
2.4 EXPERIMENTS AND RESULTS 
Fig 2.9 and Fig 2.10 illustrate the schematic of our chaperonin-mediated NC 
assembly process.  First, a 3.5 nm SiO2 layer was thermally grown on a Si wafer as the 
tunnel oxide. The wafer was then immersed in phenyltriethoxysilane (PTS) solution in 
order to pretreat the surface. The silane group (-Si-O-C2H5) at one tip of PTS molecules 
covalently bonded to the SiO2 surface, forming a self-assembled monolayer. Next, the 
wafer was floated on the chaperonin protein solution with the oxide side down. The 
phenyl group at the other tip of PTS molecules bind the bottom side of chaperonin’s 
central cavities through hydrophobic-hydrophobic interaction, helping to orient the top 
side of the central cavities to form an ordered protein layer on the tunnel oxide. The 
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chemical environment of each chaperonin’s central cavity was used to trap a NC (Fig.2, 
4). There are several key parameters for this stage: (1) PTS concentration and interaction 
time; (2) Protein concentration and interaction time. We used 5% PTS solution and the 
interaction time between PTS solution and the oxide surface was 1 hour. After that the 
wafer was removed and floated on 0.1mg/ml GroEL solution for 10 minutes. Then the 
wafer was blow dried using nitrogen. Once NCs were trapped by the chaperonin 
template, the template was removed by annealing in a furnace flowing O2 at 200oC or on 
a hot plate in the air at 300oC (Fig. 2.10). Note that when this annealing process was 
applied, both PTS and protein would be burned and converted into carbon dioxide and 
water vapor, which were purged away. 
Fig 2.11 is the atom force microscope (AFM) phase images showing the 
chaperonin protein mediated oxide surface before and after trapping NCs.   Fig. 2 
shows a TEM and a STEM image for protein-templated Co and PbSe assemblies, with 
and without protein template. The NC assembly had a uniform distribution with a 
maximum ordered area of μm scale was achieved (Fig. 2.12). A more careful 
examination for the NC ordering status is given in Fig 2.13, whereas a few phenomena 
were observed. 
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Fig 2.9  Schematic illustration shows how chaperonin proteins are self-assembled on 
the tunnel oxide layer. (a) SiO2 interaction with PTS; (b) PTS interfacial 
interaction with GroEL solution; (c) GroEL orientation with the help of PTS. 
 
 
 
 36
  
Fig 2.10  Schematic illustration of NC assemblies templated by self-assembled 
chaperonin proteins on SiO2 surface. (a) self-assembled chaperonin lattice; 
(b) ordered NC lattice formed  after NC trapping by the chaperonin 
lattice; (c) NC assembly left on SiO2 surface after oxidization of the 
chaperonin template. 
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(a) (b) 
 
Fig 2.11  (a) Chaperonin protein layer formed on oxide; (b) Surface after NCs are 
trapped in chaperonin proteins. 
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Fig 2.12  STEM images show PbSe NCs were assembled with a maximum ordered 
area on μm scale. 
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(d)    (e)    (f) 
Fig 2.13  (a) Low magnification TEM image shows Co NCs on SiO2 surface with 
protein templates; Low magnification STEM images show (b) PbSe NCs on 
SiO2 surface with protein templates; (C) PbSe NCs on SiO2 surface without 
protein templates; (d) High magnification TEM image shows Co NCs on 
SiO2 surface with protein templates, a dentsity of1.6×1012cm-2 was achieved 
with NC size of 7~8 nm; (e) High magnification TEM image shows PbSe 
NCs on SiO2 surface with protein templates; a dentsity of 2×1012cm-2 was 
obtained with NC size of 6 nm; (f) High magnification TEM image shows 
PbSe NCs on SiO2 surface with protein templates; a dentsity of 4×1012cm-2 
was observed with NC size of 4 nm. 
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First, from Fig 2.13(b)(c), comparing the samples with and without the 
chaperonin protein, it is clear that the former gives a almost perfect ordering effect while 
the latter shows limited ordering in much smaller area accompany with NC aggregations. 
Thus the chaperonin protein is capable for turning colloidal NCs into ordered arrays on 
oxide surface. 
Secondly, with the chaperonin as an assembly aid, the densities of NCs obtained 
are different with different size. For instance, Fig 2.13(d)(e)(f) shows that a dentsity of 
around 1.6×1012cm-2 was observed with 7~8 nm Co NCs, 2×1012cm-2 with 6 nm PbSe 
NCs, and 4×1012cm-2 with 4 nm PbSe NCs. This observation does not comply with the 
schematic chaperonin lattice structure. In other words, if we assume a 2D hexagonal 
packing structure for the chaperonin arrays, the density for chaperonin molecules and 
according NCs should be around 6.7×1011cm-2, a number much smaller than the 
observations.  
As discussed earlier, the formation of NC arrays is the result of a complex process 
involving hydrodynamics, surface effects, and interaction between NCs and substrate 
surface. All the NCs we used are in hexane and with oleic acid as surface cladding layer. 
In the case of Co NCs which came up with a density of 1.6×1012cm-2, a possible 
explanation is that in addition to chaperonin’s central cavity, extra NCs were trapped at 
the six corners of each chaperonin molecule (Fig 2.14), for that the PTS layer underneath 
protein is also hydrophobic. Therefore the actual density obtained is roughly triple the 
protein density. 
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Fig 2.14  A schematic structure illustrating extra NCs (showed as black dots) trapped 
at the corners of each chaperonin molecules. 
  
As for the cases of PbSe NCs with smaller size and much higher density, our 
explanation is that multiple layer packing of NC lattice was formed due to their smaller 
diameter. In this case, extra NCs of the second layer occupied the 2-fold saddle and 3-
fold sites of the first layer, forming a more closely packed superlattice as reported in 
[2.16-2.17]. The case of Co NCs can be viewed a double layer packing as well. It is 
interesting to point out that in stead of observing NCs ordering with differing number of 
packing layers and densities on the same sample as reported (Fig 2.15), we did not see 
any density or ordering variation in each case. Therefore the performance variation of 
subsequently fabricated devices can be eliminated in this sense. 
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Fig 2.15  TEM images of multilayer PbSe NC self-assembly [2.17]. 
 
 
Whenever trying to integrate a bio-nano process into real device fabrication, 
contamination is always a serious issue. Specifically, Na may be introduced during the 
synthesis of chaperonin protein and the residue of chaperonin may bring unwanted 
trapping sites if not completely removed. To determine the Na concentration and the 
effectiveness of protein annealing, XPS surface analysis has been conducted on samples 
before protein deposition, after protein deposition and after protein annealing, as showed 
in Table 2-1 and Fig 2.16. The Na concentration is low enough to go beyond the limit of 
XPS sensitivity and the carbon concentration is successfully reduced by the annealing 
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process such that it becomes even lower than that of before protein deposition. Therefore 
we are confident in proceeding to device fabrication. 
 
 
 
 
 
Element 
Area 
(cts - eV/s) 
Sensitivity Factor Concentration (%) 
Si 2p 
 
 
 
C 1s 
 
 
 
Na 1s 
2774 
1724 
3056 
 
613 
1590 
249 
 
10 
49 
0 
1.866 
 
 
 
2.019 
 
 
 
10.263 
82.99 
53.83 
92.99 
 
16.96 
45.90 
7.01 
 
0.28 
0.05 
0.00 
 
Table 2-1  Atomic concentration table of Si, C and Na. The black numbers indicate the 
concentration before protein deposition; italic numbers after protein 
deposition and bold numbers after protein annealing. 
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Fig 2.16  XPS C1s spectrum of oxide surface. The black curve indicates the 
concentration before protein deposition; dotted curve after protein 
deposition and dashed curve after protein annealing. 
 
2.5 SUMMARY 
In this chapter a new approach of using chaperonin protein as a self-assembly tool 
for colloidal NC ordering is introduced. With this method, we demonstrated uniformly 
ordered PbSe and Co NC arrays with high densities of up to 1012cm-2. Surface analysis 
shows low contamination and the feasibility of integrated this bio-nano method into 
standard CMOS process. 
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Chapter 3 
  Nanocrystal Floating Gate Flash Memory Fabricated with 
Protein-Mediated Assembly 
 
 
3.1 MOTIVATION 
The flash market has grown at an incredible rate in the last several years. With the 
increasing complexity of electronic systems in the future, there is an urgent demand for 
high-density, low-cost, low-power and high-speed semiconductor memory. The research 
on nanocrystal (NC) floating-gate flash memories in recent years has demonstrated their 
advantages over traditional flash memories in many areas such as better device scaling, 
lower power consumption and improved charge retention [3.1-3.4]. At the same time, the 
control of size and distribution of NCs still remains a challenge. Using bio-nano 
techniques such as DNA, virus or protein as assembly tools may be feasible for self 
assembly and actual electronic device fabrication [3.5-3.18]. This work is based on our 
previously developed technique which used chaperonin protein as an aseembly tool for 
NC deposition [3.19-3.21]. Our study on floating gate flash memory fabricated with 
protein-mediated PbSe and Co NCs applied to MOS capacitors and transistors with 
greatly improved spatial uniformity will be presented in this chapter.  
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3.2 DEVICE FABRICATION 
The fabrication of NMOS capacitors and transistors with NC floating gate started 
from field oxide growth as LOCOS isolation. After active area patterning and a standard 
RCA clean, SiO2 was thermally grown as tunnel oxide. First pretreat the wafer surface 
with PTS (phenyltriethoxysilane) solution, we then floated the wafer on the chaperonin  
 
 
 
 
 
 
 
Fig 3.1  Device process flow for NC floating gate flash memory. 
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protein solution with the oxide side down. Therefore NCs in colloidal suspension could 
be trapped inside chaperonin’s central cavity through hydrophobic-hydrophobic 
interaction. Then the chaperonin template was removed by annealing in O at 200 C or in 
the air at 300 C. A SiO  tunnel oxide layer was deposited through low pressure CVD, 
followed by TaN sputtering and patterning to form the control gate. Reactive ion etching 
with CF  gas was used to form the gate contacts as well as the implantation mask. The 
remaining process was just the same as standard CMOS transistor fabrication, which 
included source and drain implantation and metal contact formation (Fig 3.1). 
 
.3 RESULTS AND DISCUSSION 
RISTICS 
re fabricated by thermally depositing 3.5 nm SiO2, on top of 
which the NC assembly was formed using the method described previously. After that 12 
nm SiO grown by low pressure CVD constructed the control oxide layer, followed by 
200 nm PVD TaN deposition. Reactive ion etching with CF  gas was used to form the 
gate contacts as well as the implantation mask. Fig. 3.2(a) illustrates a schematic cross 
section of the NC flash memory structure and Fig 3.2(b) is the cross sectional TEM 
image of a fabricated device with PbSe NC embedded. 
We monitored the flat band shift (ΔV ) of the MOS capacitors after 
program/erase pulses were applied to the control gate. The area of tested MOS capacitors 
is 1×10 cm . To measure the flat band voltage shift between the programmed or erased 
states, a high frequency (1MHz) C-V sweep was run from -1.5V to 1.5V after each pulse 
application. An example of these measurements is given in Fig 3.3, which shows the 
2 
o
o
2
4
3
3.3.1 MOS CAPACITOR CHARACTE
MOS capacitors we
2 
4
FB
-4 2
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memory window generated by erasing and programming the capacitors with embedded 
PbSe NCs using pulses of ±8V 200ms and ±10V 200ms, respectively. A C-V 
simulation program based on the NCSU CVC program was then used to extract the flat 
band voltage from the high frequency C-V curves. Fig 3.4(a) lists the process splits of the 
fabricated MOS capacitors with PbSe NCs including the control samples. From Fig 
3.4(b), we can see that sample C, which had the protein template applied and then burned 
away, as well as the control sample D without the protein template or NCs, showed 
negligible ΔVFB or charge storage. This indicates that the protein template did not 
produce traps after it was oxidized away. The ΔVFB of sample B is approximately half 
that of sample A under the same operating condition, indicating the effectiveness of the 
protein template in capturing NCs. These results show that the protein template can serve 
as a useful tool to assemble NC arrays, which greatly improves the device performance. 
Fig 3.5 is the transient characteristics of memory device with PbSe and Co NCs 
mediate
 
 
 
d by protein templates. It is noticed that under the same program condition, 
devices with Co NCs demonstrated much bigger ΔVFB than those with PbSe NCs. This 
result is not surprising, since metal NCs can provide a higher density of states because 
they have much smaller DeBroglie wavelengths than semiconductor NCs. This means 
that they can allow more charges to be trapped inside the potential wells at the storage 
node, while the semiconductor NCs can have only a few energy states, as showed in Fig 
3.6. 
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(a)       (b) 
 
Fig 3.2 (a) Schematic cross section of the NC floating gate memory device 
fabricated.  (b) Cross sectional TEM image of PbSe NCs embedded in 
 
TaN 
  
floating gate. 
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Fig 3.3  HFCV (1 MHz) measurement for sample capacitor with embedded PbSe 
NCs. C-V sweep range is from -1.5V to 1.5V.  
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Fig 3.4 (a) Process splits of protein-templated PbSe NC MOS capacitor, A, and 
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control samples B, C, D; (b) ΔVFB comparison of protein-mediated PbSe NC 
MOS capacitor and control samples. 
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ig 3.5  Flat band voltage shift transient characteristics of samples with PbSe and Co 
NCs. 
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Fig 3.6   Schematic band diagram of PbSe NCs in a memory structure. 
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For sample A, a ΔVFB of 0.5V was obtained with ±8V program/erase (Fig 3.3). 
ΔVFB increased with the program voltage and pulse duration for both PbSe and Co NC 
embedded MOS capacitors (Fig. 3.5). Negligible ΔVFB degradation was observed for up 
to 105 cycles of program/erase operation (Fig 3.7). Retention tests show that the 
programming window retained a good separation after more than 104 s (Fig 3.8). 
However, we also note that the program/erase time for our devices is much longer than 
expected which also contribute to the good retention characteristics.  Continuous work 
on further optimization of device structure and fabrication process should be carried on to 
reduce the program/erase times. 
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Fig 3.7  Endurance characteristics of memory structures embedded with protein-
templated PbSe and Co NCs. 
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Fig 3.8  Retention characteristics of memory structures embedded with protein-
templated PbSe and Co NCs. 
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3.3.2 MOS TRANSISTOR  CHARACTERISTICS 
N type MOSFETs with PbSe NC embedded floating gate were fabricated on p-
type Si (100) substrate. First wet oxide growth at 950 was done on the substrate 
surface to obtain 450nm field oxide for LOCOS isolation. After active windows were 
defined by lithography and etched away, 4nm oxide was thermally grown as tunnel 
oxide. Then PbSe nanocrystal matrix was self-assembled with the aid of the chaperonin 
protein using the method described before. A 12 nm SiO
Cο
2 layer was deposited using low 
pressure CVD at 530 to form the control oxide layer, followed by 200 nm PVD TaN 
deposition. Reactive ion etching with CF
Cο
4 gas and BOE etching were used to form the 
gates as well as the implantation mask. The source and drain implantation was done by 
Arsenic source with energy of 40KeV and dose of 5e15 / cm2 at 7 degree angle. After an 
activation annealing at 850 in nitrogen for 1 minute, the isolation oxide was deposited 
by plasma enhanced CVD at 280 and Al was finally deposited and patterned as 
contacts. The preliminary results show a threshold voltage shift of 1.3V under 12V 1s 
operation (Fig 3.9). Measurement data show no memory window with control samples 
without PbSe NC, and a much smaller window (0.3V) with samples with PbSe NC but 
without protein template. 
Cο
Cο
Subsequently, PbSe NCs with two different diameters (4nm and 6nm) were used 
for memory device fabrication and we observed the NC densities of 4×1012/cm2 and 2×
1012/cm2 from the STEM images, respectively (Fig 3.10). The transient characteristics 
showed a larger threshold voltage window for most devices with smaller PbSe NCs under 
the same erase/program operation (Fig 3.11), which indicates overall charge storage per 
unit area is dominated by the NC density in this case. If we plug into equation (1.2)  
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along with =12 nm as the thickness of the control oxide,  = 4 nm and 6 nm is 
diameter of the nanocrystals respectively, 
cntlt nct
ε (PbSe) = 100 0ε , ε (SiO2) = 3.9 0ε , the 
approximate number of electrons stored per nanocrystal  x  can be calculated, as 
showed in Table 3-1. It proves that the voltages needed to inject the first electron into the 
NC are similar for both cases. However, under the same programming condition, a larger 
PbSe NC is more capable of electron storage than smaller one, which becomes more 
obvious with longer programming pulse duration. As we know, larger NCs can provide 
more energy states in a single NC and their corresponding Coulomb charging energy is 
lower which makes it easier for electrons to be charged into the NCs. 
This result shows that the factor of 2 higher density for smaller NCs, it more than 
compensates these two benefits of larger NCs in the effectiveness of electron trapping 
provided we use the same programming voltage. It is also verified by the retention 
characteristics where a lower charge loss rate was observed for smaller NCs at 85oC (Fig 
3.12). The degradation of memory window is reasonable for up to 104 seconds which 
indicates good charge retention for both devices.  
In endurance tests, the memory window of large NC devices becomes stable after 
first 200 operation cycles, till 105 cycles, while the window for small NC ones remains 
open throughout the tests (Fig 3.13). It has been shown that the memory window 
movement and closure is most likely caused by gradual oxide degradation from 
generation and filling of traps with the tunneling program and erase stress of “standard 
cycling,” during endurance testing [3.19-3.20].Thus the first 200 cycle stress could  
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Fig 3.10 STEM images of (a) 6 nm PbSe NCs; (b) 4 nm PbSe NCs. 
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Fig 3.11 Transient characteristics. 
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 Density (cm-2) Programming 
Condition 
tVΔ  (V) Number of 
Electrons Stored 
per NC x  
12V 1 s 1.88 0.84 NC size = 4nm 4×1012
12V 5 s 2.52 1.12 
12V 1 s 0.98 0.87 NC size = 6nm 2×1012
12V 5 s 1.84 1.64 
 
Table 3-1  Number of electrons stored per PbSe NC of different size under the same 
programming condition. 
 
 
 
 .6
 .4
 .2
 .0
 .2
 .4
 .6-0
-0
-0
0
0
0
0
0.8
 .8
 
 
Fig 3.12  Retention characteristics at 85oC with 10V±200ms erase/program 
operation. 
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Fig 3.13  Endurance characteristics. 
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permanently fill some traps and cause the memory window shift. Optimization of control 
oxide quality and the pulse scheme of endurance testing can possibly yield superior 
endurance characteristics. With these device characteristics, we expect PbSe NCs as 
floating gate to be promising for flash memories 
 
3.4 SUMMARY 
In this work, we have demonstrated that the chaperonin protein can be used as an 
assembly tool for NC deposition. The deposited NCs are uniformly ordered with high 
densities. We successfully fabricated floating gate memory devices with the protein-
mediated NCs. Good device properties such as a large charge capacity, long retention 
time and endurance resistance have been achieved. In addition, different types of NCs 
have been experimented and devices characteristics compared. All the results clearly 
demonstrated the feasibility of our fabrication method, which opened up a new approach 
for novel device fabrication. 
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Chapter 4   
Protein-Mediated Floating Gate Flash Memory with High-k 
Dielectric 
 
 
4.1 MOTIVATION 
As a native insulator material silicon dioxide has been used for more than 30 
years as the primary gate dielectric materials in MOSFETs. While the requirements for 
device scaling keep thinning the SiO2 gate dielectrics, lots of technical problems rise up 
such as dopant penetration and increased gate leakage current. It becomes more 
challenging for floating gate flash devices since the tunnel barrier must be thick enough 
to guarantee the retention time. However, as discussed in Chapter 1, a thinner tunnel 
oxide is preferred to achieve faster erase/program speed, which makes the choice of 
tunnel dielectric a trade-off between reliability and performance. 
 Using high-K materials such as HfO2, Al2O3 or ZrO2 [4.1, 4.2] as tunnel oxide 
can effectively decrease the programming voltage and improve the retention time because 
of the smaller conduction band offset between Si substrate and high-k dielectric and the 
thicker physical thicknesses with same equivalent-oxide-thickness (EOT). In other words, 
it allows thinner EOT without sacrificing non-volatility of the flash memory. 
This chapter will first introduce different carrier injection mechanism for floating 
gate devices, followed by the protein-mediated NC flash device fabricated with HfO2 
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gate dielectric. We will compare the device performance with two different gate electrics 
(SiO2 and HfO2). 
 
4.2 INTRODUCTION OF CARRIER INJECTION MECHANISMS 
In order to program the floating gate memory devices, the charges need to be 
injected into the floating gate through the tunnel oxide layer. There are four mechanisms 
for charge injection: Fowler-Nordheim (F-N) tunneling [4.3, 4.4], channel hot-electron 
injection (CHE) [4.5, 4.6], direct tunneling [4.7, 4.8] and source-side injection (SSI) [4.9, 
4.10].  Among them the hot electron injection and tunneling effect are the most  
 
 
Ec 
Ec
Ev 
Ev
e-
 
 
 
 
 
 
 
 
Fig 4.1  Energy band representation of hot-electron injection in the oxide. The 
electrons are heated by the high lateral fields at the drain in the channel and 
some of them acquire enough energy to overcome the interface energy 
barrier. 
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generally used and directly impact the scaling of MOSFET memory devices. For floating 
gate memory devices, n type MOSFET are generally used, therefore the following 
discussion will be limited to n-chanel devices. 
When the drain is biased, the electrons flowing in the channel of a MOSFET are 
heated by the large electric field seen at the drain side of the channel, inducing impact 
ionization at the drain and generating electron-hole pairs.  The holes are collected by the 
substrate contact as the substrate current, while electrons are collected by the drain. Some 
of the heated electrons, however, may gain enough energy to surmount the energy barrier 
of SiO2 and be injected to the floating gate as the hot electron injection gate current (Fig 
4.1). The gate current in this case is determined by the amount of hot electrons and their  
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Fig 4.2  Energy band representation of Fowler-Nordheim tunneling through oxide. 
The Electrons in the silicon conduction band tunnel through the triangular 
energy barrier. 
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energy distribution, or specifically, the applied gate and drain voltage. The magnitude of 
the gate current reaches a maximum when the gate voltage is approximate equal to the 
drain voltage. However, it must be pointed out that the hot-electron injection mechanism 
can only inject electrons to the floating gate but it can not remove electrons. 
Another important injection mechanism is a field-assisted tunneling called 
Fowler-Nordheim tunneling.  As showed in Fig 4.2, when a large electric field is 
applied across the gate to the substrate, electrons in the silicon conduction band see a 
triangular energy barrier.  The width of the barrier depends on the applied field such that 
with a sufficient high field, it becomes small enough for electrons to penetrate the upper 
triangular region. It is essentially a quantum mechanism which allows some electrons to 
cross classically prohibited region where the electron energy is lower than the interfacial 
barrier. Using the Wentzel-Kramers Brillouin (WKB) approximation and the free 
electron gas model for the metal, the tunnel current density is given by [4.11,4.12] 
 
⎥⎦
⎤⎢⎣
⎡ Φ−
Φ= hqF
m
h
FqJ Box
B 3
)2(4
exp
16
2/32/1*
22
23
π                               (4.1)  
                              
where ΦB is the energy barrier at the injecting interface, mox* is the effective mass of an 
electron in the band gap of gate oxide, h is Planck’s constant, q is electron charge  and F 
is the electric field through the oxide. From (4.1) we can see that the F-N tunneling 
current mainly depends on the electric field applied to the gate and the conduction band 
offset at the injecting interface (3.2eV for Si/SiO2 interface). Thus to increase the 
injection current, we can increase the gate voltage or reduce the tunnel oxide thickness 
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while keeping the same gate voltage. F-N tunneling is used for both injecting and 
removing electrons into and from the gate. 
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Fig 4.3  Energy band representation of direct tunneling through oxide. The Electrons 
in the silicon conduction band tunnel through the trapezoidal energy barrier 
when the oxide thickness is smaller than 3 nm. 
 
If we keep decreasing the tunnel oxide thickness such that it is thinner than 3 nm, 
the electrons in the conduction band of Si can tunnel through the tunnel oxide into the 
gate (Fig 4.3). Direct tunneling has a lower electric field dependence compared with F-N 
tunneling. 
As for NC floating gate memory, F-N tunneling is the major mechanism for both 
charge injection and removal, it is important to acquire a large injection current while 
maintaining reasonable retention characteristics. Using high-k dielectrics can provide a 
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thicker physics layer for reducing leakage while effective increasing the electric field 
across the gate oxide.  
 
4.3 DEVICE FABRICATION 
In this work, N type MOSFETs with PbSe nanocrystal embedded floating gate 
with high-K dielectric (HfO2) were fabricated on p-type Si (100) substrates. First wet 
oxide growth at 950 was done on the substrate surface to obtain 450nm field oxide. 
After active windows are defined by lithography and etched away, 5 nm HfO
Cο
2 was 
deposited as tunnel oxide by co-sputtering a Hf target and oxygen. Then PbSe 
nanocrystal matrix was self-assembled with the aid of the chaperonin protein using the 
method described previously. A 10 nm HfO2 layer was sputtered on to form the control 
oxide layer in the same way as tunnel oxide deposition. To stabilize the HfO2 stack, the 
wafers were annealed in nitrogen for 10 minutes at 550 . The control gate was done by 
200 nm PVD TaN deposition. Reactive ion etching with CF
Cο
4 gas and BOE etching were 
used to form the gates as well as the implantation mask. The source and drain 
implantation was done by Arsenic source with energy of 40KeV and dose of 5e15 / cm2 at 
7 degree angle. After an activation annealing at 850 in nitrogen for 1 minute, the 
isolation oxide was deposited by low pressure CVD at 530 and aluminum was finally 
deposited and patterned as contacts. 
Cο
Cο
 
4.4 RESULTS AND DISCUSSIONS 
The drain current-gate voltage (Id-Vg) characteristics of the chaperonin mediated 
PbSe NC flash memory with HfO2 is presented in Fig 4.4. A threshold voltage window of 
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around 0.9V was achieved with ±4V 1s programing. Without PbSe NCs, a threshold 
voltage hysteresis of 0.1~0.2V was normally observed for the HfO2 deposited by 
sputtering method, which could be attributed to the charging of interface states between 
the tunneling oxide and the Si substrate or between the tunneling oxide and control oxide. 
We also observed that the threshold voltage of the erased state was shifted to around 
0.52V, indicating that some of the charged interface states became permanent.  
As a comparison, the transient characteristics of the HfO2 devices and the SiO2 
devices are showed in Fig 4.5. The physical thickness and configuration of the gate oxide 
of the SiO2 devices are the same as the HfO2 device. The threshold voltage window 
increased with both the programming voltage and pulse duration for both type of devices. 
It is obvious that the HfO2 device had a threshold voltage shift bigger than the SiO2 
device even with much lower pulse voltage.  
Stable retention of the memory cells beyond 105 s at 85  is presented in Fig. 3, 
while Fig. 4 shows endurance beyond 10
Cο
4 cycles. It was observed that the charge loss rate 
went up rapidly after 100 seconds during retention test, indicating high leakage through 
the tunnel HfO2. This is expected since the sputtering method can not provide high 
quality HfO2 field film. With a more advanced deposition tool such atomic layer 
deposition (ALD), memory devices with better retention and endurance are expected. 
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Fig 4.4  The drain current-gate voltage (Id-Vg) characteristics of the chaperonin 
mediated PbSe NC flash memory with HfO2.
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Fig 4.5   Transient characteristics of chaperonin mediated PbSe NC flash memory 
with HfO2 and SiO2. 
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 78
4.5 SUMMARY 
In this chapter, we have demonstrated flash memory devices with chaperonin 
protein mediated PbSe NC using HfO2 as gate dielectrics. Using thin HfO2 film as tunnel 
oxide, we achieved low voltage program/erase operation as well as good endurance. 
However, the retention characteristics showed a high charge loss rate indicating the poor 
quality of the sputtering method used for HfO2 deposition. To reduce the gate leakage, a 
more advance oxide deposition method is preferred. 
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Chapter 5  
Conclusions and Future Work 
 
 
5.1 CONCLUSIONS 
Nowadays semiconductor technology for system-on-a-chip integrates memory, 
logic, sensors, actuators, etc. Bio-nano techniques for device fabrication are attractive 
because traditional semiconductor process technology is being pushed toward its limit. 
Consequently, a lot of work has been done by exploring different biological materials 
such as DNA, virus, or protein as a tool for processing in nanometer scale.  
This dissertation discusses the use of chaperonin 60 (GroEL) as an assembly tool 
for integrating colloidal nanocrystals (NCs) or quantum dots (QDs) into flash memory 
fabrication. As traditional continuous floating gate flash struggles to balance the trade-off 
between high speed and retention requirement, NC floating gate flash has attracted more 
and more interest recently due to its advantages over traditional flash memories in many 
areas such as better device scaling, lower power consumption and improved charge 
retention. However, two major challenges still remain for embedded NC synthesis:  the 
deposition method and the size and distribution control. With the assistance of GroEl, we 
successfully demonstrated uniformly ordered PbSe and Co NC assemblies for floating 
gate memory fabrication. The fabricated devices showed good performance and 
reliability. It also opens up a new approach to incorporate different types of NCs into 
device fabrication thus allowing more flexibility for material selection. 
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On the other hand, to improve device performance, high-k tunneling oxide that 
allows for thicker physical oxide thickness than an equivalent SiO2 tunnel oxide thickness 
is an alternative for tunnel oxide. This dissertation also explores and demonstrated 
chaperonin protein-mediated NC flash memory with HfO2 as tunnel dielectric. The 
experimental results show low voltage operations but oxide film quality still needs to be 
improved for better retention. 
 
5.2 SUGGESTIONS FOR FUTURE WORK 
 The primary purpose of this work is to develop a bio-nano approach for 
nanocrystal self assembly that can be integrated into standard CMOS process. The 
demonstrated technique still needs a lot of improvement and development before gaining 
acceptance in industry. Here are a few suggestions for further study. 
 If we have the ability to engineer protein cavity size, property and ordering, it is 
possible to achieve desired control on NC size selection and density. This can be done be 
directly modify the subunits of the protein molecules. 
 It will be of great reality importance to demonstrate long range ordering with 
minimal defects, preferably over the entire wafer. Initial target can be set as several 
square centimeters (typical die size). The ordering range we have achieved is up to 
micron scale. To obtain the ordering in larger range, one possible approach is to refine 
the orientation of protein molecules on sample surface, i.e., to improve the “binding” 
process between the chaperonin protein and sample surface [5.1-5.3]. The challenges lie 
in: 1) expression of His tags in selected locations through protein engineering; 2) 
preparation of metal-chelating surface; 3) their compatibility with device fabrication. 
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It will be interesting to explore various types of NCs (semiconductors, metals, 
dielectrics, etc.) for device fabrication not limited to floating gate memory. For example, 
Co and Ni are magnetic metals that may be used in MRAM devices. As a reference, 
Table 5-1 lists the properties of some II-VI semiconductors and Table 5-2 gives the 
comparison of some metals. 
 
 
 
 
 Bandgap (eV) Electron Affinity（eV） Conduction Band 
Offset (with respect 
to SiO2) (eV) 
CdSe 1.73 3.5 2.6 
CdS 2.42 3.63-3.67 2.72-2.77 
CdTe 1.56 4.28 3.38 
PbSe 0.26 4.2 3.3 
PbS 0.41 3.5 2.6 
PbTe 0.31 4.6 3.7 
ZnS 3.6 2.8 1.9 
 
Table 5-1  Band structure data of some II-VI semiconductors. 
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 Pt Pd Ni Co Ti 
Atomic 
Radius (Å) 
1.83 1.79 1.62 1.67 2 
Atomic 
Volume 
(cm3/mol) 
9.1 8.9 6.59 6.7 10.64 
Electron 
Work 
Function 
(eV) 
5.65 5.12 5.15 5 4.33 
Coefficient 
of Lineal 
Thermal 
Expansion 
(cm/cm/°C) 
(0°C) 
0.0000095 1.167E-05 0.0000133 0.0000138 0.00000841 
Electrical 
Conductivity 
(106/cm ) 
0.0966 0.095 0.143 0.172 0.0234 
Thermal 
Conductivity 
(W/cmK) 
0.716 0.718 0.907 1 0.219 
Melting Point 
(°C) 
1772  1552 1453 1495 1660 
  
Table 5-2  Comparison of some metals. 
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